Q.  Do you have any references for understanding the noise
issues in PLL design?

A.

"Measurements and Analysis of PLL Jitter Caused by
Digital Switching Noise", P. Larsson, IEEE Journal of
Solid-State Circuits, July 2001.